## IN THE CLAIMS

(Currently Amended) A cache memory which holds, for each cache entry, order data
indicating an access order, and which replaces a cache entry that is oldest in the <u>access</u> order, the
cache entry holding unit data for caching, said-eache memory-comprising:

a <u>modifier that modifies</u> <del>modification unit operable to modify</del> the order data regardless of an actual access order; and

a <u>selector that selects</u> <u>selection unit operable to select</u>, based on the modified order data, a cache entry to be replaced,

wherein said selector selects the cache entry to be replaced when a cache miss occurs and a cache entry having an oldest-order flag attached is present, and

wherein said selector selects the cache entry to be replaced in accordance with the order data when the cache entry having the oldest-order flag attached is not present.

2. (Currently Amended) The cache memory according to claim Claim-1,

wherein said modifier comprises modification unit includes:

a <u>specifier that specifies</u> <del>specifying unit operable to specify</del> a cache entry that holds data which is within an address range specified by a processor; and

an <u>oldest-orderer that causes</u> <u>oldest-ordering unit operable to cause</u> the order data of the specified cache entry to <u>be\_become\_oldest</u> in <u>the access\_order</u>, regardless of the actual <u>access</u> order.

- 3. (Currently Amended) The cache memory according to <u>claim-Claim-2</u>, wherein said <u>specificer</u> comprises specifying unit has:
  - a first converter that converts converts converts on unit operable to convert a starting address of the

## P29835.A04

address range to a start line address that indicates a starting line within the address range when.

in the case where the starting address indicates a midpoint in line data;

a second <u>converter that converts</u> eenversion unit operable to convert an ending address of the address range to an end line address that indicates an ending line within the address range <u>when , in the case where</u> the ending address indicates <u>the</u> a midpoint in the line data; and

a <u>judger that determines</u> <del>judgment unit operable to judge</del> whether <del>or not</del> there is a cache entry that holds data corresponding to each line address from the start line address to the end line address.

4. (Currently Amended) The cache memory according to claim Claim-3,

wherein said oldest-orderer attaches oldest-ordering unit is operable to attach, to the order data, the an-oldest-order flag which indicates that the access order is oldest.

- 5. (Cancelled).
- 6. (Currently Amended) The cache memory according to claim 4 Claim 5,

wherein the cache entry has, as the order data, a 1-bit order flag that indicates whether the access order is old or new, and

wherein said selector selects selection unit is operable to select as the cache entry[[,]] to be replaced, the cache entry in which the order flag indicates old when the \_in the case where a cache entry having that has the oldest-order flag attached is not present.

(Currently Amended) The cache memory according to <u>claim Claim</u>-1,
 wherein said <u>modifier modifies</u> modification unit is operable to modify the order data so

## P29835.A04

that one cache entry is indicated as an shows-Nth cache entry in the access order, wherein and

N is a number indicating any-one of: (a) a number indicating an the oldest cache entry in the access order; (b) a number indicating a the-newest cache entry in the access order; (e) a number-indicating-an Nth cache entry from the oldest in the access order; and (d) a number indicating-an Nth cache entry from the newest cache entry in the access order.

8. (Currently Amended) The cache memory according to <u>claim\_Claim\_1</u>, wherein said <u>modifier modification unit comprises has:</u>

an instruction <u>detector that detects</u> <u>detection unit operable to detect</u> that a memory access instruction that includes a modification directive for the access order has been executed; and

a <u>rewriter that rewrites</u> <del>rewrite unit operable to rewrite</del> the order data for a cache entry that is accessed due to the memory <u>access</u> instruction.

- (Currently Amended) The cache memory according to <u>claim\_Claim\_1</u>, wherein said <u>modifier</u> comprises <u>modification unit includes</u>:
- a <u>holder that holds</u> <del>holding unit operable to hold</del> an address range specified by a processor;
- a <u>searcher that searches</u> <u>searching unit operable to search</u> for a cache entry that holds data corresponding to the address range held in said holding unit; and
- a <u>rewriter that rewrites</u> rewrite unit operable to rewrite the order data so that the access order of the cache entry searched for by said <u>searcher</u> searching unit is <u>an Nth cache entry</u> in <u>the access</u> order.
- 10. (Currently Amended) A control method for controlling a cache memory which holds, in each

## P29835.A04

cache entry, order data indicating an access order, and which replaces a cache entry that is oldest in the access order, the cache entry holding unit data for caching, said method comprising:

a modification step-for-modifying the order data regardless of an actual access order; and

a-selecting-step-for-selecting, based on the modified order data, a cache entry to be
replaced,

wherein the cache entry to be replaced is selected when a cache miss occurs and a cache entry having an oldest-order flag attached is present, and

wherein the cache entry to be replaced is selected in accordance with the order data when the cache entry having the oldest-order flag attached is not present.